FIG.1A PRIOR ART

CLB	CLB	CLB
LOGIC BLOCK	LOGIC BLOCK	LOGIC
		WIRING REGION
CLB	CLB	CLB
LOGIC BLOCK	LOGIC BLOCK	LOGIC
CLB	CLB	CLB
LOGIC BLOCK	LOGIC BLOCK	LOGIC BLOCK

FIG.1B PRIOR ART




FIG.2A PRIOR ART





FIG.2B PRIOR ART






FIG.4 PRIOR ART




FIG.5A PRIOR ART




FIG.5B PRIOR ART




FIG.5C PRIOR ART




FIG.6A PRIOR ART

NEURON MOS INVERTER






FIG.6B PRIOR ART

NEURON MOS INVERTER










FIG.9








FIG.12

EMENT	OUTPUT VALUE OF THRESHOLD ELEMENT INPUT STATUS NUMBER 0 1 2		-		-			1 0		
THRESHOLD EL			-		1		0		0	
OF.	ST/				0	-	0	-		
OUTPUT VALUE INPUT		0	1 0		OUTPUT VALUE OF TE [1]=1	OUTPUT VALUE OF TE [0]=0	OUTPUT VALUE OF TE [1]=1	OUTPUT VALUE OF TE [0]=0	0	
THRESHOLD THRESHOLD VALUE		-1	1	1		8		3	5	
THRESHOLD ELEMENT TE [1]			[L]]	TE [2]			TE [3]			


FIG 13


									
2	0 0		0			0	,	-	
-	0	4-		T		0	7	_	
0	-	0		-		-	0		
INPUT STATUS NUMBER	NEGATION OF OUTPUT	NEGATION OF OUTPUT VALUE OF TE [2]		NEGATION OF OUTPUT VALUE OF TE [3]		OUTPUT VALUE OF TE 141			


FIG 14

	-				
2			1	0	
			0	ν	
		-		0	
		0		-	
				-	
0	0	İ		0	
INPUT STATUS NUMBER	VALUE OF input 2 [1] TERMINAL	VALUE OF input 2 [2] TERMINAL	VALUE OF input 2 [3] TERMINAL	output TERMINAL	

FIG.15











FIG19






FIG.21






FIG.22








FIG.24




FIG.25





FIG.26







FIG.28






FIG.30




FIG.31




FIG.32





FIG.33






FIG.35




FIG.36




FIG.37




FIG.38




FIG.39




FIG.40




FIG.41




FIG.42




FIG.43




FIG.44





FIG.45






FIG.47




FIG.48A




FIG.48B






FIG.48C











FIG.51











FIG.53











VIII

4.0

3.5

3.0

2.5

7.

1.0

0.5

output U.O

input [2] =

2.0 Time (nsec)

FIG.57

INTERVAL	I	11	III	ĪV	٧	VΙ	ΔII	AII
LOGIC FORMULA	X' ₁ ·X ₂	X ₁ ·X' ₂	X' ₁	X ₁	X'2	X ₂	X ₁ +X' ₂	X' ₁ +X' ₂

FIG.58





FIG.59








FIG.61

INTERVAL	I	II	III	Ī∇	٧	ΔI	ΔII	ΔIII
LOGIC FORMULA	X' ₁ +X ₂	X ₁ +X' ₂	X ₂	X' ₂	X ₁	X' ₁	X ₁ ·X' ₂	X' ₁ ·X' ₂







FIG.63A


FIG.63B

















FIG.69




FIG.70




FIG.71

INTERVAL	I	II	Ш	Ī∇	٧	∇Ī	ΔII	AII
LOGIC FORMULA	X' ₁ ·X ₂	X ₁ ·X' ₂	X' ₁	Х1	X' ₂	X ₂	X ₁ +X' ₂	X' ₁ +X ₂

FIG.72A

FIG.72B

401: FUNCTION RECONFIGURABLE INTEGRATED CIRCUIT





FIG.73






FIG.75




FIG.76A






FIG.76B

m	X ₁	X ₂	Х3	Y
0	0	0	0	0
	0	0	1	0
1	0	1	. 0	0
	1	0	0	0
	0	1	1	0
2	1	0	1	0
	1	1	0	0
3	1	1	1	1

FIG.77



501: PRE-INVERTER



404




FIG.80

TERMINAL NAME		MINAL VOL	ITIME		TERMINAL VOLTAGE DURING FUNCTION PROCESSING
147 (1412	1	2	3	4	FROCESSING
ctl1	Vdd	 			Vdd
ctl2	Vdd		-	0	0
ctl3	Vdd	 	0		0
input 1	0				Vsig
input 2	0	V'conf			

V'conf : VOLTAGE OF LOGICAL INVERSION OF FUNCTION CONFIGURATION DATA

Vsig: INPUT SIGNAL VOLTAGE DURING FUNCTION PROCESSING

FIG.81

TERMINAL		L VOLTAGI ATION TIM		TERMINAL VOLTAGE DURING PERFORMING
NAME	1	2	3	SELECTOR CAPABILITY
ctl1	Vdd		0	0
ctl2	Vdd			Vdd
ctl3	Vdd	0		0
input 1	0			CONTROL INPUT SIGNAL VOLTAGE
input 2	0			DATA INPUT SIGNAL VOLTAGE

FIG.82







FIG.83





601: NEURON MOS INVERTER HAVING A SWITCH



701: PRE-INVERTER




FIG.87






FIG.88

TERMINAL	INITIALIZATION TIME DURING FUNCT		TERMINAL VOLTAGE DURING FUNCTION	
NAME	1	2	3	PROCESSING
ctl1	Vdd		0	0
ctl2	Vdd		-	Vdd
ctl3	Vdd			Vdd
ctl4	Vdd	0		0
input 1	0	 		Vsig
input 2	0			Vconf

Vconf: VOLTAGE OF FUNCTION CONFIGURATION DATA
Vsig: INPUT SIGNAL VOLTAGE DURING FUNCTION PROCESSING

FIG.89

TERMINAL		L VOLTAGE ATION TIM		TERMINAL VOLTAGE DURING FUNCTION
NAME	1	2	3	PROCESSING
ctl1	Vdd			Vdd
ctl2	Vdd	Vdd	0	0
ctl3	Vdd			. Vdd
ctl4	Vdd	0	-	0
input 1	0			Vsig
input 2	V'conf	V'conf	V'conf	

V'conf : VOLTAGE OF LOGICAL INVERSION OF FUNCTION CONFIGURATION DATA

Vsig: INPUT SIGNAL VOLTAGE DURING FUNCTION PROCESSING

FIG.90

TERMINAL NAME		L VOLTAG ZATION TIM 2	E DURING IE 3	TERMINAL VOLTAGE DURING PERFOMING SELECTOR CAPABILTY
			_	
ctl1	Vdd		0	0
ctl2	Vdd			Vdd
ctl3	Vdd			Vdd
ctl4	Vdd	0		0
input 1	0			Vsel
input 2	0		 	Vdata

Vsel: VOLTAGE OF ADDRESS SIGNAL OF DATA TO BE SELECTED Vdata: INPUT SIGNAL VOLTAGE OF DATA TO BE SELECTED

FIG.91

TERMINAL		TERMINAL INITIALIZA				TERMINAL VOLTAGE DURING PERFOMING SELECTOR CAPABILTY
NAME	1	2	3	4	5	SELECTOR CAPABILITY
cti1	Vdd				0	0
ctl2	Vdd					Vdd
ctl3	Vdd		0			0
ctl4	Vdd	0		-		0
input 1	V'sel	V'sel	V'sel	0		
input 2	0	 	 	 		Vdata

V'sel: VOLTAGE OF LOGICAL INVERSION OF ADDRESS SIGNAL OF DATA TO BE SELECTED

Vdata: INPUT SIGNAL VOLTAGE OF DATA TO BE SELECTED

FIG.92




FIG.93




FIG.94




FIG.95






FIG.96





jTH PRE - INVERTER 90]




FIG.99




FIG.100




FIG.101A





	$1.0 < \alpha < 2.0$ SOLUTION OF g(α ,i)
2	1.6180
က	1.8393
4	1.9276
ഹ	1.9660




FIG.102




FIG.103





FIG.104



INV3: NEURON MOS INVERTER




FIG.106




FIG.107




FIG.108




FIG.109






FIG.110

INPUT				$U_{fg}(Y_{p2},Y_{p3})$, p3)			
(X ₁ ,X ₂)	(NULL)	#1 (AND)	#5	#3	#4	45	#6 (XOR)	#7 (OR)
(0,0)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)	0(1,1)
(1,0)	0(0,0)0	0(0,1)	0(1,0)	0(1,0)	1(1,1)	1(1,1)	1(1,1)	1(1,1)
(0,1)	(0,0)0	0(0,1)	1(1,0)	1(1,0)	0(0,1)	0(0,1)	1(1,1)	1(1,1)
(1,1)	(0,0)0	1(0,1)	(0,0)0	1(1,0)	0(0,0)0	1(0,1)	0(0,0)	1(1,1)








FIG.114

